//基本D触发器的Verilog描述
module dff(q,d,clk);
input d,clk; output reg q;
always @(posedge clk)
begin
    q<=d;
end
endmodule
